

Powtórka:

Koniec technologii krzemowej? Prawo Moora i jego konsekwencje.


- a. Trochę historii
- b. Jak to działa
 - i. Trochę logiki
 - ii. Od bramki do bramki
 - iii. Jak działa tranzystor
- c. Prawo Moora
 - i. Nanotechnologia
 - ii. Domieszki – koncentracja i statystyka
 - iii. Tunelowanie
 - iv. Chłodzenie



Amara's law is a maxim stating:
We tend to overestimate the effect of a
technology in the short run and underestimate
the effect in the long run.

Uniwersytet Warszawski


Jak to działa? Trochę logiki



NOT	0	1
0	1	
1		0



OR	0	1
0	0	1
1	1	1



AND	0	1
0	0	0
1	0	1

XOR	0	1
0	0	1
1	1	0


NOR	0	1
0	1	0
1	0	0

NAND	0	1
0	1	1
1	1	0

XNOR	0	1
0	1	0
1	0	1


Od bramki do bramki.

AND



AND	0	1
0	0	0
1	0	1



OR



OR	0	1
0	0	1
1	1	1

Jak działa tranzystor?

18.04.1881, (Lemberg); 8.08.1963, (Charlotte Amalie, U.S.A.)




March 7, 1933.

J. E. LILIENTHAL

DEVICE FOR CONTROLLING ELECTRIC CURRENT



Filed March 28, 1933

2 Sheets-Sheet 1



http://chem.ch.huji.ac.il/history/lilienfeld.htm


Jak działa tranzystor?



Prof. Juliusz Edgar Lilienfeld
1925 tranzystor polowy Cu_2S (Lipsk)

<http://www.pbs.org/transistor/science/events/pointtrans.html>

Nanotechnologia




Silicide layer

Silicon gate electrode

1.2 nm SiO_2 gate oxide


Strained Silicon



50 nm generation transistor (Intel 2003)

Intel 2Q 2003:
Oxide thickness: ~ 3 nm
Channel length: ~ 90 nm
Gate position: ~ 6 nm (l)
Characteristic time: ~ 1.6 ps
Subthreshold leakage: 0.01 mA/micron
Parasitic RSD contribution: < 16%
Energy per switching: 0.35 fJ
Static power dissipation: 5.6 nW





Zródło: Intel




NO EXPONENTIAL IS FOREVER...

BUT WE CAN DELAY „FOREVER”


Gordon Moore, 2003



PROBLEM: Tunelowanie




PROBLEM: Tunelowanie



PROBLEM: Chłodzenie

Z roku na rok układy wymagają większej mocy do wykonywania operacji logicznych.




PROBLEM: Chłodzenie

Gęstość mocy rośnie dramatycznie.

10" tranzystorów pracujących z częstotliwością 1.5 GHz zużywa 130 W. Zakładając, że na tej samej powierzchni za jakiś czas będzie pracować 10⁹ tranzystorów z częstotliwością 10 GHz otrzymamy gęstość mocy na poziomie 10 kW/cm² (porównywalną gęstość mocy ma silnik rakietowy!)

Film



PROBLEM: Podłoża

Krzem 2003,

- wafer 30 mm:
- Wymagane jest nie więcej niż 120 cząstek <100 nm na wafer
- Dokładność polerowania 130 nm


Krzem 2007,

- wafer 30 mm:
- Wymagane jest nie więcej niż 77 cząstek <100 nm na wafer (jak to zmierzyć?)
- Dokładność polerowania 65 nm

Krzem 2016,

- wafer 450 mm:
- Wymagane jest nie więcej niż 77 cząstek <100 nm na wafer (jak to zmierzyć?)
- Dokładność polerowania 22 nm (jak to zmierzyć?)

PROBLEM: Litografia



PROBLEM: Litografia

Litografia 2003,

- Długość fali światła 248 nm
- Kanał FET 90 nm:
- Wymagane jest nie więcej niż 2000/m² <100 nm
- Fluktuacje granic rezystu 7 nm

Litografia 2007,

- Długość fali światła 193 nm (?) 153 nm (?) X-ray (?)
- Kanał FET 35 nm:
- Wymagane jest nie więcej niż 1500/m² <100 nm
- Fluktuacje granic rezystu 3 nm

Prawdopodobnie koniec epoki polimerowych rezystów (cząstki polimerów są zbyt duże!)

Litografia 2016,

- Długość fali światła X-ray (?)
- Kanał FET 9 nm:
- Wymagane jest nie więcej niż 500/m² <100 nm
- Fluktuacje granic rezystu 1 nm

www.09

PROBLEM: itd...

itd...

itd...

itd...

NOWE TECHNOLOGIE

- Przeprojektowanie CMOS (np. wertykalne, FIN, MOSFET z podwójną bramką)
- Urządzenia alternatywne (np. na pojedynczych elektronach)
- Urządzenia hybrydowe (np. FET z nanorurek)
- Nowe architektury (np. samonaprawiające się, defect-tolerance, automaty komórkowe)
- Zupełnie nowe architektury (np. komputery molekularne, komputery kwantowe)




NOWE TECHNOLOGIE

Jacek.Szczytko@fuw.edu.pl

Dialog z przyrodą musi być prowadzony w języku matematyki, w przeciwnym razie przyroda nie odpowiada na nasze pytania.

Michał Heller



Koniec technologii krzemowej? Prawo Moora i jego konsekwencje (czyli o postępie technologicznym);

Nanotechnologia I (czyli nano jest trendy)

Kwanty, stany, pasma (czyli mechanika kwantowa dla początkujących);

Nanotechnologia II, III, IV (studnie, druty, kropki; nanorurki i nanomaszyny);

Spintronika stosowana; Dlaczego elektrony kręcą? (czyli o spinie);

Kwantowa kryptografia i teleportacja I i II (czyli o splątaniu kwantowym oraz kodach i kluczach);

Komputery kwantowe I i II (czyli o przyszłych informatykach oraz o przyszłych komputerach)

Badania i postęp (czyli o finansowaniu badań);

W smutnym kolorze blue (czyli o niebieskim laserze i białych diodach);

Optoelektronika (czyli o manipulowaniu światłem);

Nieliniowo, adaptacyjnie i femtosekundowo, czyli ekstremalnie w optyce;

Czy komputer może myśleć? Prezentacja prac studentów


Uwaga: Wykład może być zaliczony do godzin pozakierunkowych: przedmioty ogólnouniwersyteckie Wydziału Fizyki kod: **1100-NT-OG**

↓ Top-down



Vincent Laforet/The New York Times

Top-down, czyli małe jest piękne!



Prescott, Intel

Nanotechnologia
Litografia
Udoskonalenia
Galeria
Fizyka na Hożej



Uniwersytet Warszawski

Metoda Czochralskiego



Urodzony w 1885 roku jako ósmy syn ubogiego stolarza.
Nie jest pewne czy zdał maturę.
Nie stać go było na opłacenie studiów.
Odkrywcą metody wzrostu kryształów - "metody Czochralskiego".
Uznawany za "praojca elektroniki"
Polski uczonej **na najczęściej wymieniany w literaturze światowej**.
W Polsce prawie nieznany...

Metoda Czochralskiego



<http://www.ptwk.org.pl/pol/patron.html>



STANOWISKO SENACKIEJ KOMISJI HISTORII I TRADYCJI
SZKOŁY PW W SPRAWIE UCHWAŁY SENATU Z DNIA 19
GRUDNIA 1945 R. DOTYCZĄCEJ PROF. DR. H.C. JANA
CZOCHEŃSKIEGO

Jak wynika z zeznań świadków, w tym mgr. inż. Ludwika Szenderowskiego, b. kierownika warsztatu i odlewni w Zakładzie Badań Materiałów, a jednocześnie członka ruchu oporu, w r. 1942 na terenie ZBM rozpoczęła swą potajemną działalność komórka organizacyjna AK w zakresie produkcji odlewów żeliwnych skorup od granatów, elementów drukarni polowych i części do pistoletów. Prof. Czochrański wiedział o tym i nie tylko tolerował, ale i ochraniał działalność konspiracyjną w swym zakładzie wobec władz niemieckich i gestapo.

Na korzyść prof. Czochrańskiego należy również zaliczyć jego działalność poza ZBM. Wykorzystując swe rozległe znajomości, interwieniował wielokrotnie i dość skutecznie u władz okupacyjnych w celu uwolnienia różnych osób z obozów niemieckich, więzień i obozów koncentracyjnych. Wśród osób uwolnionych można znaleźć m.in. nazwisko dr. Mariana Swiderka, późniejszego profesora PW, wnuka Ludwika Solskiego.

Znamienna jest tu wypowiedź b. asystentki prof. Czochrańskiego prof. dr Zofii Wendorff, że "nie zna ona przypadku, aby prof. Czochrański odmówił pomocy Polakom, którzy się do niego zwrócili".

Metoda Czołowa



<http://www.ptwk.org.pl/pol/patron.htm>



Uzasadnienie Sądu i decyzja o zwolnieniu z zarzutów, Łódź, dnia 13.sierpnia 1945r

[illegible]

Postanawiam zgłosić z wnioskiem Wiceprokuratora rejonowego.


Załącznik nr 13 sierpnia 1945 r.

Metoda Czochralskiego



1990). However, most studies have been conducted in the United States, and the results may not be generalizable to other countries.

Metoda Czochralskiego




Metoda Czochralskiego



© "Smithsonian", Jan 2000, Vol 30, No. 10

http://www.tf.uni-kiel.de/matwis/amat/elmat_en/kap_6/backbone/r6_1_2.html

Czego/kogo brakuje w Polsce




Uniwersytet Warszawski

Metoda Czochralskiego



Nanotechnologia

Planar CMOS Transistor Scaling




Gdzie jest limit




W jaki sposób produkowane są układy scalone?

1. Dominuje technologia krzemowa
2. Obecne układy ~ 10^9 - 10^{10} tranzystorów
3. Podłoża - 300mm, ~ 10^3 chipów
4. Fotolitografia, naświetlanie, trawienie etc
5. Typowo ~20 masek, 150 - 200 kroków procesów









Nanotechnologia


Maszyna do technologii Step-and-Repeat Aligner (Stepper)



Zródło: www.usma.edu/EE/ee452/LectureNotes/05-Processing_Technology




Nanotechnologia



Film






Litografia

<http://www.microscopyu.com/>

Zdolność rozdzielcza (kryterium Rayleigha)
W – najmniejszy rozmiar dostępny w litografii, mikroskopii etc.


$NA = n \sin \alpha = d/(2f)$

$W = \frac{k \lambda}{NA}$



Nanotechnologia

Maszyna do technologii **Step-and-Repeat Aligner (Stepper)**



Zródło: Intel

Nanotechnologia

Maszyna do technologii **Step-and-Repeat Aligner (Stepper)**

Intel's Micro Exposure Tool (MET)



Zródło: Intel

Nanotechnologia

© MICRODESIGN RESOURCES JUNE 19, 2000 MICROPROCESSOR REPORT




Figure 1. EUV light is generated from a 45eV plasma created when a 1,700W pulsed YAG solid-state laser illuminates a supersonic jet of xenon gas. The EUV light is collected and focused on a 4x reflective mask by a series of condenser mirrors (C1-C4). The mask image is projected onto the wafer by a 4x reduction camera (M1-M4) while the mask and wafer are simultaneously scanned. The entire operation takes place in high-vacuum environmental enclosures.

Figure 2. This engineering prototype of the engineering test stand (ETS) illuminator shows the LPP light source and the C1 condenser assembly (top center). Small trapezoidally shaped doors protect the six C1-mirror petals when the ETS is not in operation. The entire condenser weldment, which also holds C2 and C3, is isolated from its environmental chamber to eliminate motion and vibration from the vacuum pumps. (Photo courtesy of Sandia National Lab)

Nanotechnologia





Figure 5. Each of the seven normal-incidence mirrors including the mirror in the ITS is coated with 40 layers of molybdenum and silicon that are $\lambda/2$ (90 atoms) thick, creating a distributed Bragg reflector. Total reflectance at 1.55 μm is 20%. (Source: Lawrence Livermore Lab)



Figure 7. This photograph shows a polished and coated M4 mirror from the ETS camera. For people who appreciate ultrahigh precision, the mirror is a thing of beauty.

Nanotechnologia

Intel, 2003




Litografia	90nm	65nm	45nm	32nm
Produkcja	2003	2005	2007	2009



Litografia Imersyjna

Zdolność rozdzielcza (kryterium Rayleigha)


W – najmniejszy rozmiar dostępny w litografii, mikroskopii etc.




$$W = \frac{k_1 \lambda}{NA}$$



Nanotechnologia




Nanotechnologia




OPC – Optical Proximity Corrections

Example of OPC




Nanotechnologia

Sub-resolution Optical Proximity Correction



Phase shift masks enable patterning 35 nm lines



Nanotechnologia

OPC – Optical Proximity Corrections

RET “embellishments” must be fully resolved on the mask

Image on the wafer
NOT OUT of FOCUS!

Nanotechnologia

OPC – Optical Proximity Corrections

Nanotechnologia

Some Mask-Making Metrics and Comparisons

•Pixels:	
On a 90 nm technology node mask:	1,000,000,000,000
In a high quality digital photo:	4,000,000
•Defects:	
Size that must be found and repaired	0.1 micron
Number of such defects allowed:	0
Size ratio: defect to the mask area:	size of a basketball area of California
•Data:	
Typical number of mask layers for 90 nm generation logic product:	22–25
Total file size needed to specify all these layers:	200 GB
Time to transmit (design file to mask shop) using T1 line (1.4 MB/sec):	~1.5 days
Time using T3 line (40 MB/sec):	~1.5 hours
•Cost:	
Cost to lease a T3 line:	\$70K/month
Capital cost to build a 90 nm node capable mask shop (capacity of 200 sets/year @60-70% yield):	\$200-250M
Yearly cost to operate such a shop:	\$60-100M
Cost to make a 90 nm node mask set (depreciation, labor, etc):	~\$800K-1.3M

intel

Litografia Imersyjna

ILLUSTRATION BY NICK RICHMOND

$$W = \frac{k_1 \lambda}{NA}$$

Litografia Imersyjna

Zdolność rozdzielcza (kryterium Rayleigha)
W – najmniejszy rozmiar dostępny w litografii, mikroskopii etc.

Airy disks

The third element in the Rayleigh equation is k_1 . k_1 is a complex factor of several variables in the photolithography process such as the quality of the photoresist and the use of resolution enhancement techniques such as phase shift masks, off-axis illumination and optical proximity corrections. While exposure wavelengths have been falling and NA rising, k_1 has been falling as well, see figure 2. The practical lower limit for k_1 is thought to be ~0.25.

$$NA = n \sin \alpha = d / (2f)$$

Figure 3. Numerical aperture.

$$W = \frac{k_1 \lambda}{NA}$$
$$W = \frac{0.25 \times 193}{0.93} = 52nm$$
$$W = \frac{k_1 \lambda}{n \sin \alpha} = \frac{0.25 \times 193}{1.47 \times 0.93} = 35nm$$


Litografia Imersyjna

Figure 4. Stepping exposure system stage control

Figure 5. Immersion lithography. Stage control omitted for clarity.

http://www.smalltimes.com/articles/stm_print_screen.cfm?ARTICLE_ID=260007


Litografia Imersyjna




Litografia Imersyjna



Litografia Imersyjna




Inne




Stempelki

www.research.ibm.com/journal/rd/455/michel.html



Stempelki



Inne udoskonalenia


Uniwersytet Warszawski

Memrystor

The missing memristor found nature

Dmitri B. Strukov¹, Gregory S. Snider¹, Duncan R. Stewart¹ & R. Stanley Williams¹

Vol 453 | 1 May 2008 | doi:10.1038/nature06932



May 2008, Hewlett Packard

"A memristor is essentially a resistor with memory," explains Stan Williams of HP Labs in Palo Alto, California, who reports the memristor's creation in this week's Nature. "The actual resistance of the memristor changes depending on the amount of voltage and the time for which that voltage has been applied to the device."

Uniwersytet Warszawski

Udoskonalenia

Physics of Semiconductors and their Heterostructures. Jasprit Singh
Strained Silicon






Figure 7.6: Pseudomorphic strain produced by epitaxy of an overlayer with a bulk lattice constant larger (a), or smaller (b) than the substrate. The overlayer must match the in-plane lattice constant of the substrate.



Udoskonalenia





Fig. 1. Strained-Si and control Si nMOS structures.

Improved Hot-Electron Reliability in Strained-Si nMOS
David Onsong, IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 12, DECEMBER 2004 2193

Udoskonalenia

High-k dielectric material


- Pojemność: $C = S k / d$
- Stosowane by zminimalizować prąd tunelowy oraz dyfuzję boru z bramki
- Rodzaje:
 - $4 < k < 10$; SiN_x
 - $10 < k < 100$; Ta_2O_5 , Al_2O_3 , TiO_2
 - $100 < k$



High-k dielectrics provide higher capacitance and reduced leakage


Udoskonalenia

High-k dielectric material



Udoskonalszenia


Low-k dielectric material



Carbon Doped Oxide
Redukcja pojemności o 25%

Continued Progress on Interconnects

0.5 μm Interconnects 90 nm Interconnects



3 Layers 7 Layers


Five Generations of Interconnect Progress

Project 4


Udoskonalszenia

2005

Interconnect Architecture – Cu/Low k ILD/ES



Carbon (H) Incorporation




29 Cu Copper 63

- 8 layers advanced Cu metallization
- 2nd generation CDO (Carbon Doped Oxide) low k ILD and etch stop layers for power reduction and RC improvement


Intel

Udoskonalszenia - tranzystory



Planar Fin Vertical

Figure 1. Double-gate to multigate CMOS structures [3].
 E_g = gate field direction; I = channel current direction.




Gate
Silicon
Spacer
PolySi
Epi Raised S/D

Figure 15: schematic of tri-gate devices showing multiple legs.

<http://download.intel.com/technology/silicon/Chau/20062303.pdf>


Źródło: Intel

Tranzystory




Top Gate
Side Gate
Side Gate

Figure 1. Photo of a 30-nm tri-gate transistor



Tri-gate transistor Planar transistor

Figure 2. This simulation of a cross-section of silicon channel shows much more current flow (indicated by red) in a tri-gate transistor than in a planar transistor. Current flows into/out of the paper.




Gate
Silicon
Spacer
PolySi
Epi Raised S/D

Figure 15: schematic of tri-gate devices showing multiple legs.

<http://download.intel.com/technology/silicon/Chau/20062303.pdf>

Źródło: Intel


CMOS logic is holding on



Source
Lgate=6nm
Tsoi=7nm
Buried Oxide

Drain
Lgate=12nm
Tsoi=7nm
Buried Oxide

Extreme Scaling with Ultra-thin Silicon Channel MOSFETs
Ieong et al. (IBM) IEDM 2002



Gate
Source
Drain
Spacers
RSD
Channel
Box



$T_{Si}=4-8nm$
 $L_{gate}=6nm$

RSD stands for "Raised Source Drain"
Box stands for "Buried Oxide"

Source: IBM

David Williams Hitachi-Cambridge

Gdzie jest limit Scaling problems




FEATURE	LIMIT	REASON
Oxide Thickness	2.3 nm	Leakage (I_{GATE})
Junction Depth	30 nm	Resistance (R_{SDE})
Channel Doping	$V_T=0.25\text{ V}$	Leakage (I_{OFF})
SDE Under Diffusion	15 nm	Resistance (R_{NN})
Channel Length	0.06 μm	Leakage (I_{OFF})
Gate Length	0.10 μm	Leakage (I_{OFF})

2003

SDE Source-Drain Extensions

Galeria

Playboy Bunny



One of America's favorite icons, the Playboy bunny, was discovered on an integrated circuit made in Germany by Siemens. The bunny rabbit head logo was originally designed by Art Paul, the first art director of Playboy Magazine, and has appeared on the cover of every issue (with the exception of the very first). Hugh Hefner, creator of the concept is quoted:

"I selected a rabbit as the symbol for the magazine because...he offered an image that was frisky and playful. I put him in a tuxedo to add the idea of sophistication. There was another editorial consideration, too. Since both the 'New Yorker' and 'Esquire' use men as their symbols, I felt the rabbit would be distinctive, and the notion of a rabbit dressed up in formal evening attire struck me as charming, amusing, and right."


The integrated circuit was donated to the Silicon Zoo by German photographer Karl E. Deckart, who is one of our featured microscopists. To view more of Karl's work, visit his [Microware](http://www.microware.com) website, which contains a sampler of his transmitted and reflected light images captured with a microscope.

MOLECULAR EXPRESSIONS: Exploring the World of Optics and Microscopy

<http://www.microscopy.fsu.edu/creatures/index.html>

Galeria

The Cheetah




We captured this beautiful cheetah racing across the surface of a Hewlett-Packard memory controller integrated circuit. The chip was designed in combination with a very early HP-PA microprocessor that was code named Cheetah and used in the HP-900/750/755 series computers. Capetino engineer Willy Muldrew originally found the image on the cover of the September 1985 IEEE Computer magazine and asked his wife, Monica (a graphics artist), to redraw the image for placement on the chip. The redrawn cheetah was digitized by Dick Vlach, one of HP's top mask designers, and incorporated into the mask-and subsequently onto silicon.

MOLECULAR EXPRESSIONS: Exploring the World of Optics and Microscopy

<http://www.microscopy.fsu.edu/creatures/index.html>

Galeria

The Chip Smurf



We caught this silicon Smurf pulling a wagon containing the copyright symbol around the pad ring on a Siemens integrated circuit of unknown function (the M579-A3). Like other Smurfs, this figure was originally created by Belgian cartoonist Pierre Culliford (also known as Peyo), and introduced into the United States in the late 1970s. In the early 1980s, the Smurf culture exploded when the National Broadcasting Company (NBC) launched a cartoon series featuring the tiny creatures. Smurfs typically are blue, wear white hats, and stand three apples high. This guy goes against the grain with his orange skin and yellow hat. In addition, he is only about 60 micrometers high, more than 1000 times smaller than a single apple.


The photomicrograph was donated to the Silicon Zoo by German photographer Karl E. Deckart, who is one of our featured microscopists. To view more of Karl's work, visit his [Microware](http://www.microware.com) website, which contains a sampler of his transmitted and reflected light images captured with a microscope.

MOLECULAR EXPRESSIONS: Exploring the World of Optics and Microscopy

<http://www.microscopy.fsu.edu/creatures/index.html>

Galeria

Caterpillar Bulldozer




This miniature rendition of a bulldozer appears on a NMOS digital chip designed in 1980 for Caterpillar by Synetec for use in their heavy equipment Electronic Monitoring Systems. The integrated circuit is still used in many models of Caterpillar construction equipment, including bulldozers. We suspect that the bulldozer is busy clearing space on the chip for additional translators. The chip was loaned to us by Chuck A. Morrill, a Semiconductor Component Engineer who conducts failure analysis testing and sourcing of chips for electronic controls at Caterpillar. Now, ain't this slick?

MOLECULAR EXPRESSIONS: Exploring the World of Optics and Microscopy

<http://www.microscopy.fsu.edu/creatures/index.html>

Galeria

The Con Artist




We found this interesting creature on the Hewlett-Packard supercalar PA-RISC 7100LC Hummingbird microprocessor chip not far from the hummingbird (you know—the one that is for you). The guy with the sunglasses appears to be showing a number of items, including some (probably) Thor's watches, inside his trench coat. From the crown advertisement on the inside of his coat, we think that this guy expects us to believe they are genuine Rolex watches. Although we don't understand the significance of this scam artist or whom he expects to con while lurking around on this chip, he is one of our most unusual buster to date. It's characters like this that lead us to suspect that a secret cartoon culture is being perpetuated on hidden silicon. Several emails from HP engineers Patrick Knebel, Wayne Kewer, Craig Robison, and Bob Miller have cleared up the mystery of this con artist. Early HP chipsets included a separate floating-point math coprocessor, and the HP-9000/720 workstations used a Texas Instruments chip that was termed the "Tmx" coprocessor. In later microprocessors, HP integrated the floating-point unit onto the CPU die. The PA-7100 microprocessor contains the "Rolex" floating-point circuitry integrated onto the chip, and this advanced circuitry features greater performance than the Tmx coprocessor. The clock circuitry was later redesigned to save space (modestly reducing double-precision performance) on the PA-7100LC (Low Cost) processor and the floating-point array was then nicknamed "Rolex", a pun on the low-end Rolex. The con artist (designed by HP VLSI design engineer Bob Miller) was placed on the PA-7100LC with a modified Rolex crown that is missing a point (it only has four), to symbolize the cheap Rolex knock-offs. "Lowcost" that he is apparently trying to pawn. Another interesting feature of the con artist is the unusual way this creature was created on the chip. The vast majority of silicon creatures are created as "wireframe" metal layers on a silicon dioxide surface. The con artist was constructed in a series of small squares, much like a bitmap image. The technique using these small squares is the safest technique that engineers have for patterning these miniature doodlings. The actual squares are really contacts (voids where a hole is produced in the dielectric medium) between two metal layers and appear as a series of slight dents in the surface of the chip. This is demonstrated with our [Yin Yang interactive Java tutorial](http://www.microware.com) that illustrates how these doodles are formed on the surface of an integrated circuit.

MOLECULAR EXPRESSIONS: Exploring the World of Optics and Microscopy

<http://www.microscopy.fsu.edu/creatures/index.html>

Galeria

Daffy Duck



As we see it, the engineers that designed this wireframe version of Daffy Duck must have had a very interesting sense of humor. We found it deeply embedded within the circuitry of a RISC microprocessor, about 1500 microns away from a similar style rendition of Wile E. Coyote, is about 50 microns in size, making it necessary to use a high-power (40X to 60X) microscope objective to photograph the wireframe character.

The Road Runner Show, a 30-minute cartoon series, premiered on the CBS television network on September 10, 1966. The episodes featured three cartoons, one with the Road Runner and Wile E. Coyote (before we have never found a chip), and two with other Warner Brothers cartoon characters. The Road Runner cartoons featured humorous scenarios in which the Road Runner would outsmart the rather dumb coyote and usually cause him serious cartoon injuries. We found this version of the Road Runner on a Hewlett-Packard 64-bit combinational multiplier integrated circuit. The major design credit is given to Dan Zurak, whose name appears just before the Road Runner.

The Road Runner




MOLECULAR EXPRESSIONS: Exploring the World of Optics and Microscopy

<http://www.microscopy.fsu.edu/creatures/index.html>


Galeria

Dilbert



From the Scott Adams cartoon strip, we present this photomicrograph of cyber-engineer Dilbert, caught hiding from his component tests within the circuitry of a computer chip. Dilbert, voted by his high school classmates as "Most likely to find a potato that resembles himself", is one of our favorite cartoon characters.

Dogbert




One of today's most popular cartoon strips is Dilbert, written by Scott Adams and syndicated by every major newspaper in the United States. We have found two of the main characters in this comic strip, Dilbert and Dogbert, on the two biggest and fastest microprocessors in our collection. This silicon version of the Dogbert character, as illustrated above, is about 140 microns in size.

MOLECULAR EXPRESSIONS: Exploring the World of Optics and Microscopy

<http://www.microscopy.fsu.edu/creatures/index.html>

Galeria

Where's Waldo?




Just about everyone we know has spent time searching for Waldo in the comic strips (and we have too). The photomicrograph above illustrates a wondrous rendition of Waldo that we found hiding on the surface of a microprocessor integrated circuit. Discovering this version of Waldo proved to be much more difficult than the one in the comics. When searching the Sunday comic strip, you have to screen several hundred faces to find the real Waldo hiding, usually in a crowd, behind a building or in a corner. We caught this silicon version of Waldo that is about 30 microns in size hiding among caches, buses, and registers while searching through many thousands of square microns of complex circuitry with a high-power optical microscope. Waldo is the first Silicon Creature that we discovered, and this led to an exhaustive search for more creatures and construction of the Silicon Zoo gallery.

MOLECULAR EXPRESSIONS: Exploring the World of Optics and Microscopy

<http://www.microscopy.fsu.edu/creatures/index.html>

Galeria

Ancient Egyptian God Anubis




While examining the Silicon Graphics MIPS R12000 microprocessor, we found a pair of Egyptian gods that appear to be guarding mask alignment targets on the chip. The photomicrograph above depicts one of the figures who we think is a representation of Anubis, a Jackal-headed Egyptian god who was in charge of embalming and mummification of the royal deceased. This creature is about 100 microns high.

MOLECULAR EXPRESSIONS: Exploring the World of Optics and Microscopy

<http://www.microscopy.fsu.edu/creatures/index.html>

Galeria

Pac-Man



We spotted this silicon Pac-Man gobbling the initials GAAS (gallium arsenide) on a TEMC Semiconductors silicon-germanium radio frequency integrated circuit. This chip is the first Digital Enhanced Cordless Telecommunications (DECT) device produced with silicon-germanium technology, replacing the usual gallium arsenide power amplifier devices normally used in DECT applications. Similar devices made using gallium arsenide are expensive and normally require a negative auxiliary voltage. We assume the Pac-Man silicon icon was planted on the chip as a symbolic gesture to the fact that devices made with silicon-germanium are poised to "eat up" the gallium arsenide-based competition. Pac-Man was originally designed by Toru Iwatani and programmed by Hideyuki Mookajima and his associates. The name Pac-Man is derived from the Japanese slang "Paku-yaku", which means "to eat". Originally, the Japanese named the game "Puckman", but it was changed to "Pac-Man" upon launching in the United States. Pac-Man is the best-selling video arcade game in history, and the yellow gobbling Pac is probably the most recognized video character. The game has spawned a number of side products including cartoons, lunch boxes, board games, clothing, and numerous other products. The chip containing this artwork was loaned to us by **Chipworks**, a company that is an international provider of reverse engineering services, analyzing the circuitry and physical composition of semiconductor chips and electronics systems for competitive study, intellectual property support, and reliability assurance.

MOLECULAR EXPRESSIONS: Exploring the World of Optics and Microscopy

<http://www.microscopy.fsu.edu/creatures/index.html>

Galeria

The Pepsi Generation



Do you remember when a bottle of Pepsi cost a nickel? We can't either, so we did a little research to find out the approximate date of when it was introduced. The smallest advertising sign yet created (the silicon version featured above about 750 microns wide) Pepsi-Cola was first introduced as a fountain drink in 1896, prior to the widespread use of bottled soft drinks. A few years later, Caleb Bradsham began bottling Pepsi in a plant located in New Bern, North Carolina. After the great depression, advertising emphasis was shifted to low cost and high product value. In 1934, Pepsi-Cola became the first soft drink manufacturer to replace the popular six-ounce bottle with a 12 ounce bottle for a nickel. This was widely advertised in signage of the period, as illustrated with the authentic reproduction date in silicon above. We found this sign on a Hewlett-Packard CDS-support integrated circuit. The arrow, difficult to read at this magnification, contains the text "Look for the Trade Mark" and the bottom of the label reads "Hewlett" (Thank you the FDA wasn't around) and "Hewlett". The Hewlett-Packard integrated circuit featuring this tiny silicon rendition of a Pepsi commercial was donated to us by HP chip designer Craig Robinson, who designed this artwork.

The Rolex




This incredible rendition of a Rolex wristwatch was discovered nested within the clock circuitry of a Hewlett-Packard PA7100 microprocessor, the chip code named **Thunderbolt** that also contains **The Bird is the Word** entry in the Silicon Zoo. The Rolex is another example of the ingenious **Swiss Art** method of constructing diodes using a bitmap of via shafts developed by HP chip designers in Fort Collins, Colorado. This method of constructing silicon creatures is based on the formation of images through patterns (a series of five squares), much the bitmap images are composed of a series of pixels, where each covered via shaft represents an individual pixel. The Rolex is made with over 5000 individual via shafts. Other entries in the gallery constructed in the same manner include: **The Golf Artist**, **The Bird is the Word**, **The Sundae**, and **The Thunderbolt**. Additional information about the evolution of silicon diodes within HP microprocessor clock circuitry can be found in text accompanying the **Go Art** gallery entry.

MOLECULAR EXPRESSIONS: Exploring the World of Optics and Microscopy

<http://www.microscopy.fsu.edu/creatures/index.html>

Galeria

BM Eagle




We were notified about the existence of this eagle by John Detert, who loaned us a copy of the chip for digital imaging through the microscope. The artwork was placed on a very early version of a 1 Mbit memory chip made by IBM in the mid-1980s. Because the integrated circuit used older 256 Kb technology, it was larger and slower than later 1 Mbit chip designs. However, the chip was a significant cost improvement over existing 256 Kb chips of the period and enabled IBM to compete more effectively with Japanese 64 Kb chips that were selling at 1/20th the cost. Featured on the chip is the image of a bald eagle (designed by engineer Scott Lewis), which overviews into a cache region of the chip. Also present, on the left-hand side of the image, are the letters IBM and the designation "Eagle", which is probably the code-name for this random access memory integrated circuit.

MOLECULAR EXPRESSIONS: Exploring the World of Optics and Microscopy

<http://www.microscopy.fsu.edu/creatures/index.html>

Galeria

Jumping Canine




We discovered this somersaulting canine on a Digital VAX microprocessor support chip loaned to us by designer Bob Supnik. There appears to be clumps of silicon "grass" below the dog and he seems to be having a good time (probably happy that this chip design finally made it into silicon).

MOLECULAR EXPRESSIONS: Exploring the World of Optics and Microscopy <http://www.microscopy.fsu.edu/creatures/index.html>

Galeria

Tux, the Linux Penguin



A chip designer informed us of a miniature replica of Tux, the Linux penguin nesting in the pad ring of an integrated circuit of unknown type and function. If we obtain more information about the chip, it will be posted (maybe it's a special microprocessor that is optimized for the operating system).

Linus Torvalds, creator of the Linux operating system, was the one who originally had the idea for a penguin as the Linux logo "center piece". The cute little penguin rendition illustrated above measures about 130 microns in size.

MOLECULAR EXPRESSIONS: Exploring the World of Optics and Microscopy <http://www.microscopy.fsu.edu/creatures/index.html>

Galeria

The Wedding Announcement




This unusual wedding announcement appears on the Silicon Graphics MIPS R10000 microprocessor. The inscription reads: Ellen & Yeuk-Hai, May 25, 1996 and we are told that the announcement is for the wedding of a MIPS design engineer who supervised the development of masks for this microprocessor. The size of the announcement is approximately 100 microns. We were given a copy of the original photograph (courtesy of Yeuk-Hai Shark Mok) from which the wedding announcement was derived, and this is displayed below for comparison purposes.

MOLECULAR EXPRESSIONS: Exploring the World of Optics and Microscopy <http://www.microscopy.fsu.edu/creatures/index.html>

Galeria

French Silicon




We were examining a Random Access Memory (RAM) integrated circuit manufactured by a partnership between Thomson and Mostek when we discovered maps of France and the state of Texas. The photomicrograph above depicts the map of France as seen on the chip. The tiny "bumps" on and surrounding the map do not designate cities in France—they are small particles of dirt incorporated into the circuitry during manufacture of the chip.

MOLECULAR EXPRESSIONS: Exploring the World of Optics and Microscopy <http://www.microscopy.fsu.edu/creatures/index.html>

Galeria

A Dog's Life (Darkfield)



We managed to capture a photograph of what are now perhaps the tiniest Martians on Mars. Appearing as an opposed dust of helmeted gladiators, these Silicon soldiers were discovered on the surface of an image sensor used by the **Spirit** and **Opportunity** rovers sent to probe the Red planet. Maybe these are the **ONLY** Martians on Mars? Probably not. In any event, this chip was loaned to us by designer Mark Wadsworth who is a fan of the Silicon Zoo. Mark informs us that he decided to try his hand at silicon artwork after visiting the Zoo on several occasions. The title of his artwork is the "Dueling Marvin the Martians". Mark designed the image sensor for NASA's Jet Propulsion Laboratory along with Mark Ellrod, who actually did the testing of the flight image sensors. I managed to select the 29 or so that actually made it on the two missions. Tom and Tom tilted to butt heads quite a bit, which was the inspiration for the **doodle**.

The rover image sensors are charge-coupled devices (CCDs) much like those found in ordinary everyday digital cameras, but with several advanced features. In order to speed image capture, the CCD uses frame transfer technology to quickly shift the captured image behind a mask (the **shielded region** in the image below) after the **photodiodes** have accumulated sufficient charge (relating to the image intensity). This particular sensor contains 1024 x 1024 pixels, each of which is 12-micrometers square. The chip is a custom design that was developed to meet the rather stringent performance criteria cooked up by the mission's brainchild (Dr. S. Souvers) and his group at Cornell University.

MOLECULAR EXPRESSIONS: Exploring the World of Optics and Microscopy <http://www.microscopy.fsu.edu/creatures/index.html>

Galeria




Hewlett-Packard, Allen-Bradley, LeCroy, Lattice Semiconductor Corporation, Siemens, Caterpillar, Silicon Graphics, TEMIC Semiconductors, IBM, Digital VAX, Thomson...

MOLECULAR EXPRESSIONS: Exploring the World of Optics and Microscopy <http://www.microscopy.fsu.edu/creatures/index.html>

Litografia 3D

Lasery ekscimerowe




Electron-microscope image of the world's smallest guitar, based roughly on the design for the Fender Stratocaster, a popular electric guitar. Its length is 10 millionths of a meter—approximately the size of a red blood cell and about 1/20th the width of a single human hair. Its strings have a width of about 50 billionths of a meter (the size of approximately 100 atoms). Plucking the tiny strings would produce a high-pitched sound at the inaudible frequency of approximately 10 megahertz. Made by Cornell researchers with a single silicon crystal, this tiny guitar is a playful example of nanotechnology, in which scientists are building machines and structures on the scale of billionths of a meter to perform useful technological functions and study processes at the submicroscopic level. (Image courtesy Dustin W. Carr and Harold G. Craighead, Cornell.)

Litografia 3D

Photonic Crystals: Periodic Surprises in Electromagnetism Steven G. Johnson MIT


$$2 h\nu = \Delta E \quad 2\text{-photon probability} \sim (\text{light intensity})^2$$

$$N\text{-photon probability} \sim (\text{light intensity})^N$$



Litografia 3D

[S. Kawata et al., Nature 412, 697 (2001)]




$\lambda = 780\text{nm}$
resolution = 150nm

7 μm

(3 hours to make)

Czego/kogo brakuje w Polsce



Uniwersytet Warszawski

Badania na Hożej

Focus Ion Beam



JEM-9320 Focused Ion Beam System

Dr Marta Gryglas
Dr Agata Drabińska



Norsam Technologies, Inc.

<http://www.norsam.com/>

Badania na Hożej




Fig. 1. "Terahertz gap"

Dr Jerzy Łusakowski,
Dr Krzysztof Karpiński,
Mgr Maciej Sakowicz,
Prof. dr hab. Marian Grynberg




Fig. 17. Frequencies of plasma oscillations, ω_p , versus wave vector, k , in a field effect transistor. m is electron effective mass, N is bulk electron concentration for alloyed regions, and n is sheet electron density for channel regions. (After [32].)

Terahertz technology: devices and applications

Michael Steier

Reprinted from J. Phys.: Condens. Matter, 2005, 17, 385.

Badania na Hożej

Dr Jerzy Łusakowski,
Dr Krzysztof Karpierz,
Mgr Maciej Sakowicz,
Prof. dr hab Marian Grynberg

$$f_0 = \frac{1}{4L_G} \sqrt{\frac{e \cdot (U_{GS} - U_{TH})}{m}}$$

 $L_G = 100 \text{ nm}$
 $U_{GS} - U_{TH} = 1 \text{ V}$
 $m_e = 0.067 m_0$
 $\Rightarrow f_0 = 4 \text{ THz}$

GaAs

Badania na Hożej

Fig. 5 Application of a sub-THz technology for hidden weapon detection (from [4])

Fig. 4 THz images of a fresh leaf and the same leaf after 18 hours. Courtesy of TerraView, Ltd.

Fig. 3 Imaging skin cancer [5]. Courtesy of TerraView, Ltd.

Terahertz technology: devices and applications

Michael Zhu
Proceedings of SPIE 60, Crayford, Essex, 2003

Agriculture and Food Industry

Water contents of plants

Monitoring of plants

Wojciech Knap, CNRS

117

Principe de l'imagerie THz

Exemple d'imagerie

Courtesy: Paul Planken

P. Mounaix

AS CNRS, 20 Novembre 2003

Fig. 11. Raster-scan imaging in transmission mode of a metallic paper clip. Left: without envelope, right: in envelope. 20 mm x 10 mm THz image was made with a numerical aperture of 0.5 and 0.3 mm pixel size (after Ref. 48).

Fig. 10. b) The THz image of a metallic cross at 1.63 THz concealed in a paper envelope. Inset shows a photo of the cross for comparison. Scales are in millimeters, linear intensity scale is given in relative units.

*J Infrared Mill Terahertz Waves (2009) 30:1319-1337
DOI 10.1007/s10762-009-9564-9*

Field Effect Transistors for Terahertz Detection: Physics and First Imaging Applications

Wojciech Knap • Mikhail Dyakonov • Dominique Coquillat • Frederic Teppe • Nina Dyakonova • Jerzy Łusakowski • Krzysztof Karpierz • Maciej Sakowicz • Gintaras Valušis • Darius Seluta • Irmantas Kasiulynas • Abdelouahad El Fatimy • Y. M. Meziani • Taiichi Otsuji


inżynieria nanosystemów

Chemical imaging

Codeine Cocaine Sucrose

Wojciech Knap, CNRS

Narita –Japan Airport



Drug inspection in mails

Wojciech Knap, CNRS

121

Nanotechnologia


Some Mask-Making Metrics and Comparisons

•Pixels:	
-On a 90 nm technology node mask:	1,000,000,000,000
-In a high quality digital photo:	4,000,000
•Defects:	
-Size that must be found and repaired:	0.1 micron
-Number of such defects allowed:	0
-Size ratio: defect to the mask area:	size of a basketball area of California
•Data	
-Typical number of mask layers for 90 nm generation logic product:	22-28
-Total file size needed to specify all these layers:	200 GB
-Time to transmit (design site to mask shop) using T1 line (1.4 MB/sec):	~1.5 days
-Time using T3 line (40 MB/sec):	~1.5 hours
•Cost	
-Cost to lease a T3 line:	\$70K/month
-Capital cost to build a 90 nm node capable mask shop (capacity of 200 sets/year @50-70% yield):	\$200-250M
-Yearly cost to operate such a shop:	\$60-100M
-Cost to make a 90 nm node mask set (depreciation, labor, etc):	~\$800K-1.3M

intel

W następnym tygodniu Kwanty, stany, pasma mechanika kwantowa dla początkujących

1. Trochę historii
2. Świat klasyczny i kwantowy
3. Czy dwa półprzewodniki dają cały przewodnik?



Rys. 2.5.10b: BM